	D. 4 4 5 4 6 5 4	51001 01	CLIDE	ATTY. DOCKET NO. 9797-0022-999		SERIAL NO. 09/353,547		
CITATION				APPLICANT S. Sidiropoulous				
MAY 1 12001	망 PTO-1449			FILING DATE 07-04-99		GROUP 2734		
A TRADEMAN	7	U.	S. PATENT DO	OCUMENTS				
EXAMINER'S INITIALS	PATENT NO.	DATE	NAME		CLASS	SUBCLASS	FILING	DATE
K	5,614,855	03-25-97	Lee et al.		327			
//	5,554,945	09-10-96	Lee et al.		327	-RECE	IVE	<u> </u>
C	5,513,327	04-30-96	Farmwald et al.		395	MAY 2	2001	
(0)	5,485,490	01-16-96	Leung et al.		375	echnology C		
V	5,432,823	07-11-95	Gasbarro et a	al.	375			
					<u> </u>			
FOREIGN PATEN				DOCUMENTS			Trans	
EXAMINER'S INITIALS	PATENT NO. DATE		co	COUNTRY		SUBCLASS	Yes	No
	OTHER DOC	UMENTS (In	cluding Author	r, Title, Date, Per	inent Pag	jes, Etc.)		
16	"A Semidigital Dual Delay-Locked Loop"; Stefanos Sidiropoulous; IEEE Journal of Solid- State Circuits, Vol. 32, No. 11, November 1997							
10		CMOS Asym	ink"; Chang et al;	1998 Sy	mposium on	VLSI		
				<del></del>				
EXAMINER	(Lei	eri i	Curi	DATE CONSIDERE	5/	15/03		

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

8085 1449A.FRM (8/95)